











LP5907-Q1

SNVSA34-SEPTEMBER 2014

# LP5907-Q1 Ultra Low-Noise, 250-mA Linear Regulator for RF and Analog Circuits -**Requires No Bypass Capacitor**

#### **Features**

- AEC Q100 Qualified Grade 1
- Stable with 1-µF Ceramic Input and Output Capacitors
- No Noise Bypass Capacitor Required
- Remote Output Capacitor Placement
- Thermal-Overload and Short-Circuit Protection
- -40°C to 125°C Junction Temperature Range for Operation
- Input Voltage Range: 2.2 V to 5.5 V Output Voltage Range: 1.2 V to 4.5 V
- Output Current: 250 mA
- Low Output Voltage Noise: < 10 μV<sub>RMS</sub>
- PSRR: 82 dB at 1 kHz
- Output Voltage Tolerance: ±2% Virtually Zero IQ (Disabled): < 1 μA
- Very Low I<sub>O</sub> (Enabled): 12 μA
- Start-up Time: 80 µs
- Low Dropout: 120 mV (typical)

# **Applications**

- Infotainment
- Instrumentation
- **Body Electronics**

# 3 Description

The LP5907-Q1 is a linear regulator capable of supplying 250-mA output current. Designed to meet the requirements of RF and analog circuits, the LP5907-Q1 device provides low noise, high PSRR, low quiescent current, and low line or load transient response figures. Using new innovative design techniques, the LP5907-Q1 offers class-leading noise performance without a noise bypass capacitor and the ability for remote output capacitor placement.

The device is designed to work with a 1-µF input and a 1-µF output ceramic capacitor (no separate noise bypass capacitor is required).


This device is available with fixed output voltages from 1.20 V to 4.50 V in 25-mV steps. Contact Texas Instruments Sales for specific voltage option needs.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LP5907-Q1	SOT-23 (5)	2.90 mm x 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

## **Simplified Schematic**







# **Table of Contents**

1	Features 1		8.2 Functional Block Diagram	10
2	Applications 1		8.3 Feature Description	
3	Description 1		8.4 Device Functional Modes	
4	Revision History2	9	Applications and Implementation	12
5	Device Comparison Table		9.1 Application Information	12
6	Pin Configuration and Functions		9.2 Typical Application	12
7	Specifications4	10	Power Supply Recommendations	15
'	7.1 Absolute Maximum Ratings	11	Layout	15
	7.2 Handling Ratings		11.1 Layout Guidelines	15
	7.3 Recommended Operating Conditions		11.2 Layout Example	15
	7.4 Thermal Information	12	Device and Documentation Support	16
	7.5 Electrical Characteristics 5		12.1 Trademarks	
	7.6 Output and Input Capacitors		12.2 Electrostatic Discharge Caution	16
	7.7 Typical Characteristics		12.3 Glossary	16
8	Detailed Description 10	13	Mechanical, Packaging, and Orderable Information	16
	8.1 Overview 10		IIIOIIIIauoii	

# 4 Revision History


DATE	REVISION	
September 2014	*	Initial release.



# 5 Device Comparison Table

SOT-23 PACKAGE ORDER NUMBER	VOLTAGE OPTION (V)
LP5907QMFX-1.2Q1	1.2
LP5907QMFX-1.8Q1	1.8
LP5907QMFX-2.5Q1	2.5
LP5907QMFX-2.8Q1	2.8
LP5907QMFX-3.0Q1	3.0
LP5907QMFX-3.3Q1	3.3
LP5907QMFX-3.8Q1	3.8
LP5907QMFX-4.5Q1	4.5

# 6 Pin Configuration and Functions



**Pin Functions** 

PIN		1/0	DESCRIPTION		
NUMBER	NAME	1/0	DESCRIPTION		
1	IN	1	Input voltage supply. A 1-µF capacitor should be connected at this input.		
2	GND	_	Common ground		
3	EN	ı	Enable input. A low voltage ( $<$ V $_{IL}$ ) on this pin turns the regulator off and discharges the output pin to GND through an internal 230- $\Omega$ pull-down resistor. A high voltage ( $>$ V $_{IH}$ ) on this pin enables the regulator output. This pin has an internal 1-M $\Omega$ pull-down resistor to hold the regulator off by default.		
4	N/C	_	No internal electrical connection.		
5	OUT	0	Regulated output voltage. A minimum 1- $\mu$ F low-ESR capacitor should be connected to this pin. Connect this output to the load circuit. An internal 230- $\Omega$ (typical) pull-down resistor prevents a charge remaining on V <sub>OUT</sub> when the regulator is in the shutdown mode (V <sub>EN</sub> low).		

Copyright © 2014, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IN}$	Input voltage	-0.3	6	
$V_{OUT}$	Output voltage	-0.3	See (3)	V
$V_{EN}$	Enable input voltage	-0.3	6	
	Continuous power dissipation <sup>(4)</sup>	Internally L	imited	W
T <sub>JMAX</sub>	Junction temperature		150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltages are with respect to the GND pin.
- (3) Abs Max  $V_{OUT}$  is the lessor of  $V_{IN} + 0.3 \text{ V}$ , or 6 V.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage.

#### 7.2 Handling Ratings

				MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range			-65	150	ů
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		-2000	2000	
$V_{(ESD)}$	V <sub>(ESD)</sub> Electrostatic discharge	Charged device model (CDM), per	Corner pins (1,3,4,5)	-1000	1000	V
		AEC Q100-011	Other pin (2)	-1000	1000	

<sup>(1)</sup> AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 7.3 Recommended Operating Conditions (1)(2)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IN}$	Input supply voltage	2.2	5.5	V
$V_{EN}$	Enable input voltage	0	5.5	V
I <sub>OUT</sub>	Output current	0	250	mA
T <sub>J-MAX-OP</sub>	Operating junction temperature (3)	-40	125	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltages are with respect to the GND pin.
- (3)  $T_{J-MAX-OP} = (T_{A(MAX)} + (P_{D(MAX)} \times R_{\theta JA})).$

#### 7.4 Thermal Information<sup>(1)</sup>

	THERMAL METRIC <sup>(2)</sup>		LINUT
	I HERMAL METRIC	5 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	193.4	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	102.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	45.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	8.4	
ΨЈВ	Junction-to-board characterization parameter	45.3	

<sup>(1)</sup> Thermal performance is based on the JEDEC standard: JESD51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

(2) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

#### www.ti.com

# 7.5 Electrical Characteristics (1)(2)(3)

 $V_{IN} = V_{OUT(NOM)} + 1 V$ ,  $V_{EN} = 1.2 V$ ,  $I_{OUT} = 1 mA$ ,  $C_{IN} = 1 \mu F$ ,  $C_{OUT} = 1 \mu F$ , unless otherwise stated.

PARAMETER		TEST COND	ITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage	T <sub>A</sub> = 25°C		2.2		5.5	V
	Output voltage tolerance	$V_{IN} = (V_{OUT(NOM)} + 1 \text{ V}) \text{ to } 5.5 \text{ V},$ $I_{OUT} = 1 \text{ mA to } 250 \text{ mA}, V_{OUT} \ge 1.8 \text{ V}$		-2		2	0/1/
$\Delta V_{OUT}$	Output voltage tolerance	$V_{IN} = (V_{OUT(NOM)} + 1 V)$ to $I_{OUT} = 1$ mA to 250 mA, $V_{OUT} = 1$	5.5 V, <sub>OUT</sub> < 1.8 V	-3		3	%V <sub>OUT</sub>
	Line regulation	$V_{IN} = (V_{OUT(NOM)} + 1 V)$ to $I_{OUT} = 1 \text{ mA}$	5.5 V,		0.02		%/V
	Load regulation	I <sub>OUT</sub> = 1 mA to 250 mA			0.001		%/mA
$I_{LOAD}$	Output load current			0		250	mA
ı		$V_{EN} = 1.2 \text{ V}, I_{OUT} = 0 \text{ mA}$			12	25	
$I_Q$	Quiescent current <sup>(4)</sup>	$V_{EN} = 1.2 \text{ V}, I_{OUT} = 250 \text{ m}.$	A		250	425	μΑ
		V <sub>EN</sub> = 0.3 V (Disabled)			0.2	1	
$I_{G}$	Ground current <sup>(5)</sup>	V <sub>EN</sub> = 1.2 V, I <sub>OUT</sub> = 0 mA			14		μΑ
V	Dropout voltage (6)	$I_{OUT} = 100 \text{ mA}$			50	50 mV	
$V_{DO}$	Diopout voltage (*)	I <sub>OUT</sub> = 250 mA				250	IIIV
I <sub>SC</sub>	Short circuit current limit	$T_A = 25^{\circ}C^{(7)}$		250	500		mA
		f = 100 Hz, I <sub>OUT</sub> = 20 mA			90		
PSRR	SRR Power supply rejection ratio (8)	f = 1 kHz, I <sub>OUT</sub> = 20 mA			82		dB
FORK	Fower supply rejection ratio	f = 10 kHz, I <sub>OUT</sub> = 20 mA			65		
		f = 100 kHz, I <sub>OUT</sub> = 20 mA			60		
•	Output noise voltage <sup>(8)</sup>	BW = 10 Hz to 100 kHz	I <sub>OUT</sub> = 1 mA		10		\/
e <sub>N</sub>	Output hoise voltage V	BVV = 10 HZ 10 100 KHZ	$I_{OUT} = 250 \text{ mA}$		6.5		$\mu V_{RMS}$
$R_{AD}$	Output Automatic Discharge pull-down resistance	V <sub>EN</sub> < V <sub>IL</sub> (output disabled)	)		230		Ω
+	Thermal shutdown	T <sub>J</sub> rising			160		°C
$T_{SD}$	Thermal hysteresis	T <sub>J</sub> falling from shutdown			15		
LOGIC IN	IPUT THRESHOLDS						
V <sub>IL</sub>	Low input threshold	V <sub>IN</sub> = 2.2 V to 5.5 V V <sub>EN</sub> falling until the output	is disabled			0.4	V
$V_{IH}$	High input threshold	$V_{IN} = 2.2 \text{ V to } 5.5 \text{ V}$ $V_{EN}$ rising until the output	is enabled	1.2			V
I	Input current at EN pin (9)	$V_{EN} = 5.5 \text{ V}$ and $V_{IN} = 5.5$	V		5.5		μΑ
I <sub>EN</sub>	input current at Liv pins?	$V_{EN} = 0 \text{ V}$ and $V_{IN} = 5.5 \text{ V}$			0.001		μA

- (1) All voltages are with respect to the device GND terminal, unless otherwise stated.
- Minimum and maximum limits are ensured through test, design, or statistical correlation over the junction temperature (T<sub>J</sub>) range of -40°C to 125°C, unless otherwise stated. Typical values represent the most likely parametric norm at T<sub>A</sub> = 25°C, and are provided for
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = 125°C), the maximum power dissipation of the device in the application ( $P_{D-MAX}$ ), and the junction-to ambient thermal resistance of the part/package in the application  $R_{\theta JA}$ ), as given by the following equation:  $T_{A-MAX} = T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX})$ . See *Applications and*
- (4) Quiescent current is defined here as the difference in current between the input voltage source and the load at V<sub>OUT</sub>.
- Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device.
- Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value.
- (7) Short-circuit current (I<sub>SC</sub>) for the LP5907-Q1 is equivalent to current limit. To minimize thermal effects during testing, I<sub>SC</sub> is measured with  $V_{OUT}$  pulled to 100 mV below its nominal voltage.
- This specification is verified by design.
- (9) There is a 1-M $\Omega$  resistor between EN and ground on the device.

Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback

# **STRUMENTS**

# Electrical Characteristics(1)(2)(3) (continued)

 $V_{IN} = V_{OUT(NOM)} + 1 \text{ V}, V_{EN} = 1.2 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{IN} = 1 \text{ } \mu\text{F}, C_{OUT} = 1 \text{ } \mu\text{F}, unless otherwise stated}.$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRANSIEN	IT CHARACTERISTICS					
ΔV <sub>OUT</sub>	Line transient <sup>(10)</sup>	$V_{IN} = (V_{OUT(NOM)} + 1 V)$ to $(V_{OUT(NOM)} + 1.6 V)$ in 30 µs	-1			mV
		$V_{IN} = (V_{OUT(NOM)} + 1.6 \text{ V}) \text{ to}$ $(V_{OUT(NOM)} + 1.6 \text{ V}) \text{ in } 30  \mu\text{s}$			1	mv
- 1001	Load transient <sup>(10)</sup>	$I_{OUT}$ = 1 mA to 250 mA in 10 $\mu$ s	-40			m\/
		$I_{OUT}$ = 250 mA to 1mA in 10 µs			40	mV
	Overshoot on start-up <sup>(10)</sup>	Stated as a percentage of V <sub>OUT(NOM)</sub>			5%	
t <sub>ON</sub>	Turnon time	From $V_{EN} > V_{IH}$ to $V_{OUT} = 95\%$ of $V_{OUT(NOM)}$ $T_A = 25^{\circ}C$		80	150	μs

(10) This specification is verified by design.

## 7.6 Output and Input Capacitors

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP	MAX	UNIT
C <sub>IN</sub>	Input capacitance (2)	Conscitones for stability	0.7	1		
C <sub>OUT</sub>	Output capacitance <sup>(2)</sup>	Capacitance for stability	0.7	1	10	μF
ESR	Output/Input capacitance (2)		5		500	mΩ

<sup>(1)</sup> The minimum capacitance should be greater than 0.5 µF over the full range of operating conditions. The capacitor tolerance should be 30% or better over the full temperature range. The full range of operating conditions for the capacitor in the application should be considered during device selection to ensure this minimum capacitance specification is met. X7R capacitors are recommended however capacitor types X5R, Y5V and Z5U may be used with consideration of the application and conditions.

This specification is verified by design.

# 7.7 Typical Characteristics

Unless otherwise stated:  $V_{IN} = 3.7 \text{ V}$ ,  $V_{OUT} = 2.8 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 1 \text{ }\mu\text{F}$ ,  $C_{OUT} = 1 \text{ }\mu\text{F}$ ,  $T_A = 25 ^{\circ}\text{C}$ 




Figure 1. Quiescent Current vs Input Voltage




Figure 2.  $V_{EN}$  Thresholds vs  $V_{IN}$ 


Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



# **Typical Characteristics (continued)**

Unless otherwise stated:  $V_{IN}$  = 3.7 V,  $V_{OUT}$  = 2.8 V,  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F,  $C_{OUT}$  = 1  $\mu$ F,  $T_A$  = 25°C






Figure 3. V<sub>OUT</sub> vs V<sub>IN</sub>




Figure 4.  $V_{\rm OUT}$  vs  $V_{\rm IN}$ 





Figure 5. Ground Current vs Output Current










Figure 8. Inrush Current

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**





www.ti.com

# **Typical Characteristics (continued)**

Unless otherwise stated:  $V_{IN}$  = 3.7 V,  $V_{OUT}$  = 2.8 V,  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F,  $C_{OUT}$  = 1  $\mu$ F,  $T_A$  = 25  $^{\circ}$ C




Figure 19. PSRR Loads Averaged 10 Hz To 10 MHz

1 10 10 FREQUENCY (kHz)

100 mA

10000

50 mA 20 mA

1000

100

-100

-120

0.01

0.1

# **NSTRUMENTS**


#### **Detailed Description**

#### 8.1 Overview

Designed to meet the needs of sensitive RF and analog circuits, the LP5907-Q1 provides low noise, high PSRR, low quiescent current, as well as low line and load transient response figures. Using new innovative design techniques, the LP5907-Q1 offers class leading noise performance without the need for a separate noise filter capacitor.

The LP5907-Q1 is designed to perform with a single 1-µF input capacitor and a single 1-µF ceramic output capacitor. With a reasonable PCB layout, the single 1-µF ceramic output capacitor can be placed up to 10 cm away from the LP5907-Q1 package.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Enable (EN)

The LP5907-Q1 EN pin is internally held low by a 1-M $\Omega$  resistor to GND. The EN pin voltage must be higher than the V<sub>IH</sub> threshold to ensure that the device is fully enabled under all operating conditions. The EN pin voltage must be lower than the V<sub>IL</sub> threshold to ensure that the device is fully disabled and the automatic output discharge is activated.

# 8.3.2 Low Output Noise

Any internal noise at the LP5907-Q1 reference voltage is reduced by a first order low-pass RC filter before it is passed to the output buffer stage. The low-pass RC filter has a -3 dB cut-off frequency of approximately 0.1 Hz.

Submit Documentation Feedback

SNVSA34 - SEPTEMBER 2014 www.ti.com

#### **Feature Description (continued)**

#### 8.3.3 Output Automatic Discharge

The LP5907-Q1 output employs an internal 230-Ω (typical) pull-down resistance to discharge the output when the EN pin is low, and the device is disabled.

#### 8.3.4 Remote Output Capacitor Placement

The LP5907-Q1 requires at least a 1-µF capacitor at the OUT pin, but there are no strict requirements about the location of the capacitor in regards the OUT pin. In practical designs, the output capacitor may be located up to 10 cm away from the LDO.

### 8.3.5 Thermal Overload Protection (T<sub>SD</sub>)

Thermal Shutdown disables the output when the junction temperature rises to approximately 160°C which allows the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry enables. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This thermal cycling limits the dissipation of the regulator and protects it from damage as a result of overheating.

The Thermal Shutdown circuitry of the LP5907-Q1 has been designed to protect against temporary thermal overload conditions. The Thermal Shutdown circuitry was not intended to replace proper heat-sinking. Continuously running the LP5907-Q1 device into thermal shutdown may degrade device reliability.

#### 8.4 Device Functional Modes

#### 8.4.1 Enable (EN)

The LP5907-Q1 Enable (EN) pin is internally held low by a 1-MΩ resistor to GND. The EN pin voltage must be higher than the V<sub>IH</sub> threshold to ensure that the device is fully enabled under all operating conditions.

When the EN pin is pulled low, and the output is disabled, the output automatic discharge circuitry is activated. Any charge on the OUT pin is discharged to GND through the internal 230- $\Omega$  (typical) pull-down resistance.

#### 8.4.2 Minimum Operating Input Voltage (V<sub>IN</sub>)

The LP5907-Q1 does not include any dedicated UVLO circuitry. The LP5907-Q1 internal circuitry is not fully functional until V<sub>IN</sub> is at least 2.2 V. The output voltage is not regulated until V<sub>IN</sub> has reached at least the greater of 2.2 V or  $(V_{OUT} + V_{DO})$ .

Product Folder Links: LP5907-Q1

# 9 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

Figure 20 shows the typical application circuit for the LP5907-Q1. Input and output capacitances may need to be increased above the 1 µF minimum for some applications.

# 9.2 Typical Application




Figure 20. LP5907-Q1 Typical Application

### 9.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage Range	2.2 to 5.5 V
Output Voltage	1.8 V
Output Current	200 mA
Output Capacitor range	0.7 to 10 μF
Input/Output Capacitor ESR Range	5 to 500 mΩ

#### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Available input voltage range
- Output voltage needed
- Output current needed
- Input and Output capacitors

#### 9.2.2.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum allowable power dissipation for the device in a given package can be calculated using Equation 1:

12

www.ti.com

$$P_{D-MAX} = ((T_{J-MAX} - T_A) / R_{\theta JA})$$

$$\tag{1}$$

The actual power being dissipated in the device can be represented by Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(2)

These two equations establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation ( $P_D$ ) and/or excellent package thermal resistance ( $R_{\theta JA}$ ) is present, the maximum ambient temperature ( $T_{A-MAX}$ ) may be increased.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature ( $T_{A-MAX}$ ) may have to be derated.  $T_{A-MAX}$  is dependent on the maximum operating junction temperature ( $T_{J-MAX-OP} = 125$ °C), the maximum allowable power dissipation in the device package in the application ( $P_{D-MAX}$ ), and the junction-to ambient thermal resistance of the part/package in the application ( $R_{\theta JA}$ ), as given by Equation 3:

$$T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX})) \tag{3}$$

Alternately, if  $T_{A-MAX}$  can not be derated, the  $P_D$  value must be reduced. This can be accomplished by reducing  $V_{IN}$  in the  $V_{IN}-V_{OUT}$  term as long as the minimum  $V_{IN}$  is met, or by reducing the  $I_{OUT}$  term, or by some combination of the two.

#### 9.2.2.2 External Capacitors

Like most low-dropout regulators, the LP5907-Q1 requires external capacitors for regulator stability. The device is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

#### 9.2.2.3 Input Capacitor

An input capacitor is required for stability. The input capacitor should be at least equal to, or greater than, the output capacitor for good load transient performance. At least a 1  $\mu$ F capacitor has to be connected between the LP5907-Q1 input pin and ground for stable operation over full load current range. Basically, it is ok to have more output capacitance than input, as long as the input is at least 1  $\mu$ F.

The input capacitor must be located a distance of not more than 1 cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

**Important:** To ensure stable operation it is essential that good PCB practices are employed to minimize ground impedance and keep input inductance low. If these conditions cannot be met, or if long leads are to be used to connect the battery or other power source to the LP5907-Q1, then it is recommended to increase the input capacitor to at least 10  $\mu$ F. Also, tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be verified by the manufacturer to have a surge current rating sufficient for the application. The initial tolerance, applied voltage de-rating, and temperature coefficient must all be considered when selecting the input capacitor to ensure the actual capacitance is never less than 0.7  $\mu$ F over the entire operating range.

#### 9.2.2.4 Output Capacitor

The LP5907-Q1 is designed specifically to work with a very small ceramic output capacitor, typically 1  $\mu$ F. A ceramic capacitor (dielectric types X5R or X7R) in the 1  $\mu$ F to 10  $\mu$ F range, and with ESR between 5 m $\Omega$  to 500 m $\Omega$ , is suitable in the LP5907-Q1 application circuit. For this device the output capacitor should be connected between the OUT pin and a good connection back to the GND pin.

It may also be possible to use tantalum or film capacitors at the device output, V<sub>OUT</sub>, but these are not as attractive for reasons of size and cost (see *Capacitor Characteristics*).

The output capacitor must meet the requirement for the minimum value of capacitance and have an ESR value that is within the range 5 m $\Omega$  to 500 m $\Omega$  for stability. Like the input capacitor, the initial tolerance, applied voltage de-rating, and temperature coefficient must all be considered when selecting the input capacitor to ensure the actual capacitance is never less than 0.7  $\mu$ F over the entire operating range.

Product Folder Links: LP5907-Q1

# TEXAS INSTRUMENTS

#### 9.2.2.5 Capacitor Characteristics

The LP5907-Q1 is designed to work with ceramic capacitors on the input and output to take advantage of the benefits they offer. For capacitance values in the range of 1  $\mu$ F to 10  $\mu$ F, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1  $\mu$ F ceramic capacitor is in the range of 20 m $\Omega$  to 40 m $\Omega$ , which easily meets the ESR requirement for stability for the LP5907-Q1.

A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within  $\pm 15\%$  over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1  $\mu$ F to 10  $\mu$ F range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum increases about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

#### 9.2.2.6 Remote Capacitor Operation

The LP5907-Q1 requires at least a 1  $\mu$ F capacitor at the OUT pin, but there is no strict requirements about the location of the capacitor in regards to the pin. In practical designs the output capacitor may be located up to 10 cm away from the LDO. This means that there is no need to have a special capacitor close to the output pin if there is already respective capacitors in the system (like a capacitor at the input of supplied part). The remote capacitor feature helps user to minimize the number of capacitors in the system.

As a good design practice, it is good to keep the wiring parasitic inductance at a minimum, which means to use as wide as possible traces from the LDO output to the capacitors, keeping the LDO output trace layer as close as possible to ground layer and avoiding vias on the path. If there is a need to use vias, implement as many as possible vias between the connection layers. The recommendation is to keep parasitic wiring inductance less than 35 nH. For the applications with fast load transients, it is recommended to use an input capacitor equal to or larger to the sum of the capacitance at the output node for the best load transient performance.

#### 9.2.2.7 No-Load Stability

The LP5907-Q1 remains stable, and in regulation, with no external load.

#### 9.2.2.8 Enable Control

The LP5907-Q1 may be switched ON or OFF by a logic input at the EN pin. A voltage on this pin greater than  $V_{IH}$  turns the device on, while a voltage less than  $V_{IL}$  turns the device off.


When the EN pin is low, the regulator output is off and the device typically consumes less than 1  $\mu$ A. Additionally, an output pull-down circuit is activated which ensures that any charge stored on  $C_{OUT}$  is discharged to ground.

If the application does not require the use of the shutdown feature, the EN pin can be tied directly to the IN pin to keep the regulator output permanently on.

An internal 1-M $\Omega$  pull-down resistor ties the EN input to ground, ensuring that the device remains off if the EN pin is left open circuit. To ensure proper operation, the signal source used to drive the EN pin must be able to swing above and below the specified turn-on/off voltage thresholds listed in the *Electrical Characteristics* under V<sub>IL</sub> and V<sub>IH</sub>.

Submit Documentation Feedback

#### 9.2.3 Application Curves



# 10 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 2.2 V to 5.5 V. The input supply should be well regulated and free of spurious noise. To ensure that the LP5907-Q1 output voltage is well regulated and dynamic performance is optimum, the input supply should be at least  $V_{OUT}$  + 1 V. A minimum capacitor value of 1  $\mu$ F is required to be within 1 cm of the IN pin.

# 11 Layout

#### 11.1 Layout Guidelines

The dynamic performance of the LP5907-Q1 is dependant on the layout of the PCB. PCB layout practices that are adequate for typical LDO's may degrade the PSRR, noise, or transient performance of the LP5907-Q1.

Best performance is achieved by placing  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  on the same side of the PCB as the LP5907-Q1, and as close as is practical to the package. The ground connections for  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  should be back to the LP5907-Q1 ground pin using as wide, and as short, of a copper trace as is practical.

Connections using long trace lengths, narrow trace widths, and/or connections through vias should be avoided. These will add parasitic inductances and resistance that results in inferior performance especially during transient conditions

#### 11.2 Layout Example




Figure 23. LP5907MF-x.x (SOT-23) Typical Layout

Copyright © 2014, Texas Instruments Incorporated

SNVSA34 – SEPTEMBER 2014 www.ti.com



# 12 Device and Documentation Support

#### 12.1 Trademarks

All trademarks are the property of their respective owners.

#### 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

S Submit Documentation Feedback





25-Sep-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP5907QMFX-1.2Q1	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAFQ	
LP5907QMFX-1.8Q1	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAGQ	
LP5907QMFX-2.5Q1	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAJQ	
LP5907QMFX-2.8Q1	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAKQ	
LP5907QMFX-3.0Q1	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RALQ	
LP5907QMFX-3.3Q1	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAHQ	
LP5907QMFX-3.8Q1	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAMQ	
LP5907QMFX-4.5Q1	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAIQ	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

25-Sep-2014

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LP5907-Q1:


Catalog: LP5907

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

DBV (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>